

MEMORY

CMOS

4 M × 4 BIT

FAST PAGE MODE DYNAMIC RAM

MB81V17400B-50/-60/-50L/-60L

CMOS 4,194,304 × 4 Bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V17400B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V17400B features a “fast page” mode of operation whereby high-speed random access of up to 2,048 × 4 bits of data within the same row can be selected. The MB81V17400B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17400B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V17400B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17400B are not critical and all inputs are LVTTTL compatible.

■ PRODUCT LINE & FEATURES


Parameter		MB81V17400B				
		-50	-50L	-60	-60L	
RAS Access Time		50 ns max.		60 ns max.		
Random Cycle Time		90 ns min.		110 ns min.		
Address Access Time		25 ns max.		30 ns max.		
CAS Access Time		13 ns max.		15 ns max.		
Fast Page Mode Cycle Time		35 ns min.		40 ns min.		
Low Power Dissipation	Operating current	324 mW max.		270 mW max.		
	Standby current	LVTTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.
		CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.

- 4,194,304 words × 4 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTTL compatible
- 2048 refresh cycles every 32.8 ms
- Self refresh function (Low power version)
- Early Write or \overline{OE} controlled write capability
- RAS only, \overline{CAS} -before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance
- Standard and low power versions

MB81V17400B-50/-60/-50L/-60L


■ PACKAGE

26-pin plastic SOJ



(LCC-26P-M09)

26-pin plastic TSOP(II)




(FPT-26P-M05)
(Normal Bend)

Package and Ordering Information

- 26-pin plastic (300mil) SOJ, order as MB81V17400B-xxPJ
- 26-pin plastic (300mil) TSOP (II) with normal bend leads, order as MB81V17400B-xxPFTN and MB81V17400B-xxLPFTN (Low Power)

MB81V17400B-50/-60/-50L/-60L


■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ ₁ to DQ ₄	Data Input/ Output
\overline{WE}	Write enable
\overline{RAS}	Row address strobe
A ₀ to A ₁₀	Address inputs
V _{CC}	+3.3 volt power supply
\overline{OE}	Output enable
\overline{CAS}	Column address strobe
V _{SS}	Circuit ground

MB81V17400B-50/-60/-50L/-60L

Fig. 1 – MB81V17400B DYNAMIC RAM - BLOCK DIAGRAM



MB81V17400B-50/-60/-50L/-60L

■ FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address Input		Input Data		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes*	$t_{RCS} \geq t_{RCS}(\text{min})$
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes*	$t_{WCS} \geq t_{WCS}(\text{min})$
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	H	X	X	Valid	X	—	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	H	X	X	X	—	High-Z	Yes	$t_{CSR} \geq t_{CSR}(\text{min})$
Hidden Refresh Cycle	H→L	L	H→X	L	X	X	—	Valid	Yes	Previous data is kept.

X: "H" or "L"

* : It is impossible in Fast Page Mode.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A_0 to A_{10}) are available, the row and column inputs are separately strobed by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ as shown in Figure 1. First, eleven row address bits are input on pins A_0 -through- A_{10} and latched with the row address strobe ($\overline{\text{RAS}}$) then, eleven column address bits are input and latched with the column address strobe ($\overline{\text{CAS}}$). Both row and column addresses must be stable on or before the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, respectively. The address latches are of the flow-through type; thus, address information appearing after $t_{\text{RAH}}(\text{min}) + t_{\text{r}}$ is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{\text{WE}}$. When $\overline{\text{WE}}$ is active Low, a write cycle is initiated; when $\overline{\text{WE}}$ is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways—an early write cycle, an $\overline{\text{OE}}$ (delayed) write cycle, and a read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ_1 to DQ_4) is strobed by $\overline{\text{CAS}}$ and the setup/hold times are referenced to $\overline{\text{CAS}}$ because $\overline{\text{WE}}$ goes Low before $\overline{\text{CAS}}$. In a delayed write or a read-modify-write cycle, $\overline{\text{WE}}$ goes Low after $\overline{\text{CAS}}$; thus, input data is strobed by $\overline{\text{WE}}$ and all setup/hold times are referenced to the write-enable signal.

MB81V17400B-50/-60/-50L/-60L

DATA OUTPUTS

The three-state buffers are LVTTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.
- t_{CAC} : from the falling edge of \overline{CAS} when t_{RCD} is greater than t_{RCD} (max).
- t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max).
- t_{OEA} : from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of $2,048 \times 4$ bits can be accessed and, when multiple MB81V17400Bs are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

MB81V17400B-50/-60/-50L/-60L

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage of V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Power Dissipation	P _D	1.0	W
Short Circuit Output Current	—	-50 to +50	mA
Operating Temperature	T _{OP}	0 to +70	°C
Storage Temperature	T _{STG}	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	V _{CC}	3.0	3.3	3.6	V	0°C to +70°C
		V _{SS}	0	0	0		
Input High Voltage, All Inputs	*1	V _{IH}	2.0	—	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs*	*1	V _{IL}	-0.3	—	0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

(T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A ₀ to A ₁₀	C _{IN1}	—	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	—	5	pF
Input/Output Capacitance, DQ ₁ to DQ ₄	C _{DQ}	—	7	pF

MB81V17400B-50/-60/-50L/-60L

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes	Symbol	Conditions	Value				
				Min.	Typ.	Max.		Unit
						Std power	Low power	
Output High Voltage	*1	V_{OH}	$I_{OH} = -2.0 \text{ mA}$	2.4	—	—	—	V
Output Low Voltage	*1	V_{OL}	$I_{OL} = +2.0 \text{ mA}$	—	—	0.4	0.4	
Input Leakage Current (Any Input)		$I_{i(L)}$	$0 \text{ V} \leq V_{IN} \leq V_{CC}$; $3.0 \text{ V} \leq V_{CC} \leq 3.6 \text{ V}$; $V_{SS} = 0 \text{ V}$; All other pins not under test = 0 V	-10	—	10	10	μA
Output Leakage Current		$I_{DO(L)}$	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$; $3.0 \text{ V} \leq V_{CC} \leq 3.6 \text{ V}$; Data out disabled	-10	—	10	10	
Operating Current (Average Power Supply Current)	*2	MB81V17400B -50/50L	$\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling; $t_{RC} = \text{min}$	—	—	120	120	mA
		MB81V17400B -60/60L				100	100	
Standby Current (Power Supply Current)	*2	LVTTL Level	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	—	—	1.0	1.0	mA
		CMOS Level	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$			500	150	
Refresh Current#1 (Average Power Supply Current)	*2	MB81V17400B -50/50L	$\overline{\text{CAS}} = V_{IH}$, $\overline{\text{RAS}}$ cycling; $t_{RC} = \text{min}$	—	—	120	120	mA
		MB81V17400B -60/60L				100	100	
Fast Page Mode Current	*2	MB81V17400B -50/50L	$\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ cycling; $t_{PC} = \text{min}$	—	—	80	80	mA
		MB81V17400B -60/60L				70	70	
Refresh Current#2 (Average Power Supply Current)	*2	MB81V17400B -50/50L	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before-RAS; $t_{RC} = \text{min}$	—	—	120	120	mA
		MB81V17400B -60/60L				100	100	
Battery Backup Current (Average Power Supply Current)	*2	MB81V17400B -50/60	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before-RAS; $t_{RC} = 16 \mu\text{s}$ $t_{RAS} = \text{min. to } 300 \text{ ns}$ $V_{IH} \geq V_{CC} - 0.2 \text{ V}$, $V_{IL} \leq 0.2 \text{ V}$	—	—	1000	—	μA
		MB81V17400B -50L/60L	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before-RAS; $t_{RC} = 64 \mu\text{s}$ $t_{RAS} = \text{min. to } 300 \text{ ns}$ $V_{IH} \geq V_{CC} - 0.2 \text{ V}$, $V_{IL} \leq 0.2 \text{ V}$			—	300	
Refresh Current#3 (Average Power Supply Current)		MB81V17400B -50L/60L	$\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = V_{IL}$ Self refresh;	—	—	800	250	μA

MB81V17400B-50/-60/-50L/-60L

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V17400B-50/50L		MB81V17400B-60/60L		Unit
				Min.	Max.	Min.	Max.	
1	Time between Refresh	Std power	t _{REF}	—	32.8	—	32.8	ms
		Low power		—	128	—	128	
2	Random Read/Write Cycle Time		t _{RC}	90	—	110	—	ns
3	Read-Modify-Write Cycle Time		t _{RWC}	126	—	150	—	ns
4	Access Time from $\overline{\text{RAS}}$	*6,9	t _{RAC}	—	50	—	60	ns
5	Access Time from $\overline{\text{CAS}}$	*7,9	t _{CAC}	—	13	—	15	ns
6	Column Address Access Time	*8,9	t _{AA}	—	25	—	30	ns
7	Output Hold Time		t _{OH}	3	—	3	—	ns
8	Output Buffer Turn On Delay Time		t _{ON}	0	—	0	—	ns
9	Output Buffer Turn Off Delay Time	*10	t _{OFF}	—	13	—	15	ns
10	Transition Time		t _T	3	50	3	50	ns
11	$\overline{\text{RAS}}$ Precharge Time		t _{RP}	30	—	40	—	ns
12	$\overline{\text{RAS}}$ Pulse Width		t _{RAS}	50	100000	60	100000	ns
13	$\overline{\text{RAS}}$ Hold Time		t _{RSH}	13	—	15	—	ns
14	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time		t _{CRP}	5	—	5	—	ns
15	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	*11,12	t _{RCO}	17	37	20	45	ns
16	$\overline{\text{CAS}}$ Pulse Width		t _{CAS}	13	—	15	—	ns
17	$\overline{\text{CAS}}$ Hold Time		t _{CSH}	50	—	60	—	ns
18	$\overline{\text{CAS}}$ Precharge Time (Normal)	*19	t _{CPN}	7	—	10	—	ns
19	Row Address Setup Time		t _{ASR}	0	—	0	—	ns
20	Row Address Hold Time		t _{RAH}	7	—	10	—	ns
21	Column Address Setup Time		t _{ASC}	0	—	0	—	ns
22	Column Address Hold Time		t _{CAH}	7	—	10	—	ns
23	Column Address Hold Time from $\overline{\text{RAS}}$		t _{AR}	24	—	30	—	ns
24	$\overline{\text{RAS}}$ to Column Address Delay Time	*13	t _{RAD}	12	25	15	30	ns
25	Column Address to $\overline{\text{RAS}}$ Lead Time		t _{RAL}	25	—	30	—	ns
26	Column Address to $\overline{\text{CAS}}$ Lead Time		t _{CAL}	25	—	30	—	ns
27	Read Command Setup Time		t _{RCS}	0	—	0	—	ns
28	Read Command Hold Time Referenced to RAS	*14	t _{RRH}	0	—	0	—	ns
29	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	*14	t _{RCH}	0	—	0	—	ns
30	Write Command Setup Time	*15,20	t _{WCS}	0	—	0	—	ns
31	Write Command Hold Time		t _{WCH}	7	—	10	—	ns
32	Write Command Hold Time from RAS		t _{WCR}	24	—	30	—	ns

(Continued)

MB81V17400B-50/-60/-50L/-60L

(Continued)

No.	Parameter	Notes	Symbol	MB81V17400B-50/50L		MB81V17400B-60/60L		Unit
				Min.	Max.	Min.	Max.	
33	WE Pulse Width		t _{WP}	7	—	10	—	ns
34	Write Command to $\overline{\text{RAS}}$ Lead Time		t _{RWL}	13	—	15	—	ns
35	Write Command to $\overline{\text{CAS}}$ Lead Time		t _{CWL}	13	—	15	—	ns
36	DIN Setup Time		t _{DS}	0	—	0	—	ns
37	DIN Hold Time		t _{DH}	7	—	10	—	ns
38	Data Hold Time from $\overline{\text{RAS}}$		t _{DHR}	24	—	30	—	ns
39	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	*20	t _{RWD}	68	—	80	—	ns
40	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	*20	t _{CWD}	31	—	35	—	ns
41	Column Address to $\overline{\text{WE}}$ Delay Time	*20	t _{AWD}	43	—	50	—	ns
42	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh cycles)		t _{RPC}	5	—	5	—	ns
43	$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t _{CSR}	0	—	0	—	ns
44	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t _{CHR}	10	—	10	—	ns
45	$\overline{\text{WE}}$ Setup Time from $\overline{\text{RAS}}$		t _{WSR}	0	—	0	—	ns
46	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$		t _{WHR}	10	—	10	—	ns
47	Access Time from $\overline{\text{OE}}$	*9	t _{OEA}	—	13	—	15	ns
48	Output Buffer Turn Off Delay from $\overline{\text{OE}}$	*10	t _{OEZ}	—	13	—	15	ns
49	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data		t _{OEL}	5	—	5	—	ns
50	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	*16	t _{OEH}	5	—	5	—	ns
51	$\overline{\text{OE}}$ to Data in Delay Time		t _{OED}	13	—	15	—	ns
52	$\overline{\text{CAS}}$ to Data in Delay Time		t _{CDD}	—	13	—	15	ns
53	DIN to $\overline{\text{CAS}}$ Delay Time	*17	t _{DZC}	0	—	0	—	ns
54	DIN to $\overline{\text{OE}}$ Delay Time	*17	t _{DZO}	0	—	0	—	ns
55	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width		t _{RASP}	—	100000	—	100000	ns
56	Fast Page Mode Read/Write Cycle Time		t _{PC}	35	—	40	—	ns
57	Fast Page Mode Read-Modify-Write Cycle Time		t _{PRWC}	71	—	80	—	ns
58	Access Time from $\overline{\text{CAS}}$ Precharge	*9,18	t _{CPA}	—	30	—	35	ns
59	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time		t _{CP}	7	—	10	—	ns
60	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge		t _{RHCP}	30	—	35	—	ns
61	Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	*20	t _{CPWD}	48	—	55	—	ns

MB81V17400B-50/-60/-50L/-60L

- Notes:**
- *1. Referenced to V_{SS} .
 - *2. I_{CC} depends on the output load conditions and cycle rates; the specified values are obtained with the output open. I_{CC} depends on the number of address change as $RAS = V_{IL}$, $CAS = V_{IH}$ and $V_{IL} > -0.3$ V. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC5} are specified at one time of address change during $RAS = V_{IL}$ and $CAS = V_{IH}$. I_{CC2} is specified during $RAS = V_{IH}$ and $V_{IL} > -0.3$ V. I_{CC6} is measured on condition that all address signals are fixed steady state.
 - *3. An initial pause ($RAS = CAS = V_{IH}$) of 200 μs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before- RAS initialization cycles instead of 8 RAS cycles are required.
 - *4. AC characteristics assume $t_T = 5$ ns.
 - *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are $V_{IH}(\min)$ and $V_{IL}(\max)$ for measuring timing of input signals. Also, the transition time (t_T) is measured between $V_{IH}(\min)$ and $V_{IL}(\max)$. The output reference levels are $V_{OH} = 2.0$ V and $V_{OL} = 0.8$ V.
 - *6. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
 - *7. If $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
 - *8. If $t_{RAD} \geq t_{RAD}(\max)$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
 - *9. Measured with a load equivalent to one TTL loads and 100 pF.
 - *10. t_{OFF} and t_{OEZ} is specified that output buffer change to high-impedance state.
 - *11. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 - *12. $t_{RCD}(\min) = t_{RAH}(\min) + 2 t_T + t_{ASC}(\min)$.
 - *13. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 - *14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 - *15. t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS}(\min)$ the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that $t_{WCS} < t_{WCS}(\min)$.
 - *17. Either t_{DZC} or t_{DZO} must be satisfied.
 - *18. t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than $t_{CPA}(\max)$.
 - *19. Assumes that CAS -before- RAS refresh.
 - *20. t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If $t_{WCS} > t_{WCS}(\min)$, the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If $t_{CWD} > t_{CWD}(\min)$, $t_{RWD} > t_{RWD}(\min)$, $t_{AWD} > t_{AWD}(\min)$ and $t_{CPWD} > t_{CPWD}(\min)$ the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying t_{RWL} , t_{CWL} , t_{RAL} and t_{CAL} specifications.

MB81V17400B-50/-60/-50L/-60L

Fig. 2 – t_{RAC} vs. t_{RCD}




Fig. 3 – t_{RAC} vs. t_{RAD}






Fig. 4 – t_{CPA} vs. t_{CP}



MB81V17400B-50/-60/-50L/-60L

Fig. 5 – READ CYCLE



DESCRIPTION

To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by \overline{RAS} (t_{RAC}), \overline{CAS} (t_{CAC}), \overline{OE} (t_{OEA}) or column addresses (t_{AA}) under the following conditions:

If $t_{RCD} > t_{RCD}(\max)$, access time = t_{CAC} .


If $t_{RAD} > t_{RAD}(\max)$, access time = t_{AA} .

If \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} (whichever occurs later), access time = t_{OEA} .

However, if either \overline{CAS} or \overline{OE} goes High, the output returns to a high-impedance state after t_{OH} is satisfied.

MB81V17400B-50/-60/-50L/-60L


Fig. 6 – EARLY WRITE CYCLE (\overline{OE} = “H” or “L”)



DESCRIPTION

A write cycle is similar to a read cycle except \overline{WE} is set to a Low state and \overline{OE} is a “H” or “L” signal. A write cycle can be implemented in either of three ways – early write, \overline{OE} write (delayed write), or read-modify-write. During all write cycles, timing parameters t_{RWL} , t_{CWL} , t_{RAL} and t_{CAL} must be satisfied. In the early write cycle shown above t_{WCS} satisfied, data on the DQ pin is latched with the falling edge of \overline{CAS} and written into memory.


MB81V17400B-50/-60/-50L/-60L

Fig. 7 – DELAYED WRITE CYCLE (\overline{OE} control)**DESCRIPTION**

In the \overline{OE} (delayed write) cycle, t_{wcs} is not satisfied; thus, the data on the DQ pins is latched with the falling edge of WE and written into memory. The Output Enable (\overline{OE}) signal must be changed from Low to High before WE goes Low ($t_{oed} + t_{ds}$).

MB81V17400B-50/-60/-50L/-60L

Fig. 8 – READ-MODIFY-WRITE CYCLE




"H" or "L" level (excluding Address and DQ)
 "H" or "L" level, "H→L" or "L→H" transition (Address and DQ)

DESCRIPTION


The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, OE must be changed from Low to High after the memory access time.

MB81V17400B-50/-60/-50L/-60L

Fig. 10 – FAST PAGE MODE EARLY WRITE CYCLE (\overline{OE} = “H” or “L”)**DESCRIPTION**

The fast page mode write cycle is executed in the same manner as the fast page mode read cycle except the states of \overline{WE} and \overline{OE} are reversed. Data appearing on the DQ pins is latched on the falling edge of CAS and written into memory. During the fast page mode write cycle, including the delayed (\overline{OE}) write and read-modify-write cycles, t_{CWL} must be satisfied.


MB81V17400B-50/-60/-50L/-60L

Fig. 11 – FAST PAGE MODE \overline{OE} WRITE CYCLE**DESCRIPTION**

The fast page mode \overline{OE} (delayed) write cycle is executed in the same manner as the fast page mode write cycle except for the states of \overline{WE} and \overline{OE} . Input data on the DQ pins are latched on the falling edge of \overline{WE} and written into memory. In the fast page mode delayed write cycle, \overline{OE} must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_{DS}$).

MB81V17400B-50/-60/-50L/-60L

Fig. 13 – $\overline{\text{RAS}}$ -ONLY REFRESH ($\text{WE} = \overline{\text{OE}} = \text{"H" or "L"}$)




DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: $\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping $\overline{\text{RAS}}$ Low and $\overline{\text{CAS}}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{\text{RAS}}$. During $\overline{\text{RAS}}$ -only refresh, DQ pin is kept in a high-impedance state.

Fig. 14 – $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH (ADDRESSES = $\overline{\text{OE}} = \text{"H" or "L"}$)




DESCRIPTION

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held Low for the specified setup time (t_{CSR}) before $\overline{\text{RAS}}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.

MB81V17400B-50/-60/-50L/-60L


Fig. 15 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.

MB81V17400B-50/-60/-50L/-60L

Fig. 16 – TEST MODE SET CYCLE (A_0 to A_{10} , \overline{OE} = “H” or “L”)**DESCRIPTION**

Test Mode;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally. The test mode function is entered by performing a \overline{WE} and \overline{CAS} -before- \overline{RAS} (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of CA_0 and CA_1 . In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQ_1 only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all “L” or all “H”, a “H” level is output.

When the sixteenth bits show a combination of “L” and “H”, a “L” level is output.


The test mode function is exited by performing a \overline{RAS} -only refresh or a \overline{CAS} -before- \overline{RAS} refresh for the exit cycle.

In test mode operation, the following parameters are delayed approximately 10 ns from the specified value in the data sheet.

t_{RC} , t_{RWC} , t_{RAC} , t_{CAC} , t_{AA} , t_{RAS} , t_{RSH} , t_{CAS} , t_{CSH} , t_{RAL} , t_{CAL} , t_{RWD} , t_{CWD} , t_{AWD} , t_{CPWD} , t_{RHCP}

MB81V17400B-50/-60/-50L/-60L

Fig. 18 – SELF REFRESH CYCLE (A_0 to $A_{10} = \overline{WE} = \overline{OE} = \text{"H" or "L"}$)



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V17400B-50L		MB81V17400B-60L		Unit
			Min.	Max.	Min.	Max.	
67	RAS Pulse Width	t_{RASS}	100	—	100	—	μs
68	RAS Precharge Time	t_{RPS}	90	—	110	—	ns
69	CAS Hold Time	t_{CHS}	-50	—	-50	—	ns

Note: Assumes Self Refresh cycle only.

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of t_{RASS} (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified t_{CHS} min.. In this time, RAS must be kept "H" with specified t_{RPS} min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation ;

For self refresh operation, the notice below must be considered.

- 1) In the case that distributed CBR refresh are operated between read/write cycles
Self Refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within t_{REF} max.
- 2) In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles
2,048 times of burst CBR refresh or 2,048 times of burst RAS only refresh must be executed before and after Self Refresh cycles.




* Read/Write operation can be performed non refresh time within t_{NS} or t_{SN}

MB81V17400B-50/-60/-50L/-60L

■ PACKAGE DIMENSIONS

26-pin plastic SOJ
(LCC-26P-M09)

* : Resin protrusion. (Each side: 0.15 (.006) MAX)



© 1994 FUJITSU LIMITED C26059S-3C-1




Dimensions in mm (inches)

MB81V17400B-50/-60/-50L/-60L

(Continued)

26-pin plastic TSOP(II)
(FPT-26P-M05)

* : Resin protrusion. (Each side: 0.15 (.006) MAX)



© 1994 FUJITSU LIMITED F26005S-2C-1

Dimensions in mm (inches)

MB81V17400B-50/-60/-50L/-60L

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

<http://www.fujitsu.co.jp/>

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

<http://www.fujitsumicro.com/>

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

<http://www.fujitsu-edo.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

<http://www.fmap.com.sg/>

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.